ABSTRACT A 1 .S GHz low noise amplifier for a Global Positioning System (GPS) receiver has been implemented in a 0.6pm CMOS process. This amplifier provides a forward gain of 22dB with a noise figure of only 3.5dB while drawing 30mW from a 1.5V supply, To the authors' knowledge, this represents the lowest noise figure reported to date for a CMOS amplifier operating above IGHz.
Introduction
The demand for portable, inexpensive GPS systems motivates the investigation of low-noise front end techniques in standard CMOS processes. It has been shown that sub-micron CMOS devices exhibit excess thermal noise [1] [2]. Nonetheless, recent work has demonstrated the viability of CMOS low noise amplifiers (LNA's) at frequencies as high as 900MHz [3] . In this paper, we present an LNA suitable for GPS applications which has been fabricated through MOSIS in a 0.6pm CMOS process.
LNA Design The primary goal in the design of an LNA is to achieve the lowest possible noise figure with reasonable power. This task is somewhat constrained by the need to present a real 50Q impedance at the input to properly terminate the off-chip source. The reactive input impedance of the MOS device can be converted into the necessary real resistance by means such as dual-feedback, resistive termination, and inductive source degeneration. Dual-feedback techniques are commonly used at lower frequencies where loop gain requirements are easily satisfied, Resistive termination is simple, but has the disadvantage of placing a lower bound of 3dB on the achievable noise figure. In this work, we have employed inductive source degeneration combined with input tuning to provide a narrow-band 50R input impedance. The principle of operation may be demonstrated as follows. Fig. 1 illustrates the common-source input stage of the LNA. A straightforward analysis of the input impedance shows that Note that L , contributes a real term to the input impedance through interaction with C and gm,. By choosing L,+L,\ to resonate with C,,$, the impedance wifilook real at frequencies near the input resonance.
In our implementation, L, is supplied by parasitic package inductance.
The noise figure of the LNA can be approximated using the equivalent circuit illustrated in where e,, is the effective input Q of the circuit. Note that R, and R, have been neglected relative to R,. This expression is valid at resonance where the signal voltage across C,, is equal to e,,, times the input signal. It is worth noting that the overall transconductance is apparently independent of gm,, the intrinsic device transconductance. This fact leads to an important implication for noise figure, as will be shown momentarily.
Several noise sources contribute significantly to the outpui noise of the LNA. The source resistance, inductor parasitic resistance, gate resistance, and NMOS channel noise are the most significant. Of thcse sources, the channel noise current is the most problematic. This noise current is commonly expressed as 121 where g(,(, is the zero-bias drain conductance, and y is a function ot bias. Experimental studies have shown that y may be as high as 2 to 3 for short channel devices operating in saturation. This value generally increases with increasing drain bias. The increased value of y over the long channel value of 2/3 IS evidently due to hot electrons i n the channel [ I ] , In terms of y, the output noise current due t o the channel thermal noise is The noise figure is given by the total output noise power divided by the noise power at the output due to the input source. Including the contributions of inductor loss and gate resistance, (neglecting the contribution of subsequent stages). Note that the noise figure improves by minimizing the size of the input device, contrary to intuition. This also implies that high power dissipation is not necessary for good noise performance. However, LNA linearity degrades as gd(, decreases because the signal level across C,, increases. So, reducing g,lo is most effective in applications where linearity requirements are modest. In addition, as gdo decreases, must increase to maintain the same resonant frequency. Hence, the inductor loss increases, limiting the improvement available through reduction in gdo.
It is also important to note the role of technology improvements in this topology. The channel noise term is inversely proportional to q2. Based on the measured performance of this amplifier, noise figures of about 1.6dB should be attainable at 900MHz using a similar topology. We may also expect 0.3ym CR4OS technologies to permit noise figures of around IdB at 1 SGHz.
Experimental ]Results
An LNA based on this topology has been fabricated in a 0.6pm CMOS process. A complete schematic is shown in Fig. 3 . Simulation models were unavailable during the design ofthe LNA, so a flexible topology was chosen. A single 7nH spiral inductor acts as a tuned load to the first stage, resonating against the gate capacitance of M3 and the drain capacitance of M2. An open-drain stage drives a 50Q load off-chip. The amplificr uses the test instrument itself as the load.
The input device is biased through an off-chip bias tee. The gate inductance L,v is formed by package inductance in series with a 4nH spiral inductor. After fabrication, we discovered that the input resonance occurred at a higher frequency than the peak gain, so shunt capacitance was added to adjust the input resonalnce to I .SGHz. This permitted an input VSWR of 1.38 at I .SGHL.
Using this system, the measured gain ofthe LNA was 22dB and the measured noise figure was 3.5dR at 3OinMI power dissipation. About half of the power ( I S.2mW) is used in tlhe output driver and could be reduced by re-sizing M3 without impairing the noise performance of the LNA. Spice simulations using models supplied after fabrication predict a noise figure of 1.7dB, which implies that y is approximately 2.6 for the input device of this amplifier. This value of y is comparable to results reported in [ 11. Fig. 4 illustrates the measured S21 of the amplifier. The dip in S21 at 1 . 3 5 G H~ may be attributed to poor reverse isolation (a peak i n S I2 occurs at I .4CHz). An IP3 measurement yielded -9.3dBm (input-referred), as shown in Fig. S . Additionally, the noise figure was measured for various values of Vcc with a fixed input bias. The result is shown in Fig. 6 , indicating a minimum nioise figure of 3.3dB.
Conclusion
We have demonstratcd a 1 .SGHz LNA fabricated in a standard 0.6pm CMOS process. To the authors' knowledge, the measured noise figure of 3.5dB is the lowest noise tigure reported to date for a CMOS amplifier operating above IGHz. This work thus demonstrates that modern CMOS processes are suitable for low noise applications above IGHz, despite the presence of excess channel noise.
